Design and Demonstration of Reliability-Aware Ge Gate Stacks with 0.5 nm EOT
| Publication | Article published June 2015 |
|---|---|
| Authors | C. Lu, C. H. Lee, T. Nishimura, A. Toriumi |
This is the public page for a publication record in Dimensions, a free research insights platform that brings together information about funding, scholarly outputs, policy, patents and grants.
Loading metrics…