Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis
| Publication | Article in IEEE Transactions on Computers, published September 2021 |
|---|---|
| Authors | André B. Perina, Arthur Silitonga, Jürgen Becker, Vanderlei Bonato |
This is the public page for a publication record in Dimensions, a free research insights platform that brings together information about funding, scholarly outputs, policy, patents and grants.
Loading metrics…